Q. The process where in the processor constantly checks the status flags is called as

View solution

Q. The interrupt-request line is a part of the

View solution

Q. The return address from the interrupt-service routine is stored on the

View solution

Q. The signal sent to the device from the processor to the device after recieving an interrupt is

View solution

Q. When the process is returned after an interrupt service ______ should be loaded again
i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses

View solution

Q. The time between the receive of an interrupt and its service is ______

View solution

Q. Interrupts form an important part of _____ systems.

View solution

Q. ______ type circuits are generally used for interrupt service lines

i) open-collector
ii) open-drain
iii) XOR
iv) XNOR

View solution

Q. The resistor which is attached to the service line is called _____.

View solution

Q. An interrupt that can be temporarily ignored is

View solution

Q. The 8085 microprocessor respond to the presence of an interrupt

View solution

Q. CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged

View solution

Q. Which interrupt is unmaskable…??

View solution

Q. From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer
i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs

View solution

Q. How can the processor ignore other interrupts when it is servicing one

View solution

Q. When dealing with multiple device interrupts , which mechanism is easy to implement

View solution

Q. The interrupt servicing mechanism in which the reqesting device identifies itself to the processor to be serviced is

View solution

Q. Which table handle stores the addresses of the interrupt handling sub-routines

View solution

Q. Interrupts initiated by an instruction is called as

View solution

Q. The anded output of the bits of the interrupt register and the mask register are set as input of:

View solution