Q. If any instruction in A1, . . . , A4, D, M1, . . . , M7 has the same register destination as this instruction, then the possible solution is

View solution

Q. The simplest scheme to handle branches is to

View solution

Q. Splitting the cache into separate instruction and data caches or by using a set of buffers, usually called

View solution

Q. The ideal CPI (Cycle per instruction) on a pipelined processor is almost always

View solution

Q. With the separate adder and a branch decision made during ID, there is only a

View solution

Q. A stall is commonly called a

View solution

Q. The load instruction has a delay or latency that cannot be eliminated by forwarding, other technique used is

View solution

Q. If the event occurs at the same place every time the program is executed with the same data and memory allocation, then the event is known as

View solution

Q. Pipeline overhead arises from the combination of pipeline register delay and

View solution

Q. Each of the clock cycles from the previous section of execution, becomes a

View solution

Q. When an instruction is stalled, all instructions issued later than the stalled instructio and hence not as far along in the pipeline, are also

View solution

Q. The set of instructions examined as candidates for potential execution is called the

View solution

Q. The effectiveness of any branch prediction scheme depends both on the accuracy of the scheme and the frequency of conditional branches, which vary in SPEC from

View solution

Q. During the execution of DADD R1,R2,R3; DSUB R4,R1,R5; AND R6,R1,R7; OR R8,R1,R9; XOR R10,R1,R11, DSUB instruction reads the value during its ID stage. This problem is called a

View solution

Q. Exceptions that occur within instructions are usually

View solution

Q. When the compiler attempts to schedule instructions to avoid the hazard; this approach is called

View solution

Q. Decoding is done in parallel with reading registers, which is possiblebecause the register specifiers are at a fixed location, the stated technique is called a

View solution

Q. Pipelining increases the CPU instruction

View solution

Q. Control hazards can cause a greater performance loss for MIPS pipeline than do

View solution

Q. The sum of the contents of the base register and the sign-extended offset is used as a memory address, the sum is known as

View solution