Q. Decoding is done in parallel with reading registers, which is possiblebecause the register specifiers are at a fixed location, the stated technique is called a

View solution

Q. Pipelining increases the CPU instruction

View solution

Q. Control hazards can cause a greater performance loss for MIPS pipeline than do

View solution

Q. The sum of the contents of the base register and the sign-extended offset is used as a memory address, the sum is known as

View solution

Q. The presence of antidependences and output dependences, leads to

View solution

Q. The process of letting an instruction move from the instruction decode stage into the execution stage of this pipeline is usually called

View solution

Q. To solve the problems with a simple hardware technique called forwarding, also known as

View solution

Q. Every MIPS instruction can be implemented in at most

View solution

Q. Code containing redundant loads, stores, and other operations that might be eliminated by an optimizer, is a

View solution

Q. Delays arising from the use of a load result 1 or 2 cycles after the loads, refers as

View solution

Q. Situations that prevent the next instruction in the instruction stream, from executing during its designated clock cycle are known as

View solution

Q. The simplest dynamic branch-prediction scheme is a

View solution

Q. When an instruction is guaranteed to complete, it is called

View solution

Q. An implementation technique whereby multiple instructions are overlapped in execution, refers to

View solution

Q. Grouping the 16 functional units together into four groups and supplying a set of buses, called

View solution

Q. Example: the number of cars per hour and is determined by how often a completed car exits the assembly line, shows the

View solution

Q. To improve the ability of the compiler to fill branch delay slots, most processors with conditional branches have introduced a

View solution

Q. Pipelining that allows to achieve higher clock rates by decomposing the five-stage integer pipeline into eight stages, is refered as

View solution

Q. When all instructions take the same number of cycles, which must also equal the number of pipeline stages the process is known as

View solution

Q. Exceptions that are caused by some hardware event that is not under the control of the user program, refered as

View solution