Question
a.
Size
b.
Through put
c.
Cycle rate
d.
Time
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Pipelining increases the CPU instruction
Similar Questions
Discover Related MCQs
Q. Control hazards can cause a greater performance loss for MIPS pipeline than do
View solution
Q. The sum of the contents of the base register and the sign-extended offset is used as a memory address, the sum is known as
View solution
Q. The presence of antidependences and output dependences, leads to
View solution
Q. The process of letting an instruction move from the instruction decode stage into the execution stage of this pipeline is usually called
View solution
Q. To solve the problems with a simple hardware technique called forwarding, also known as
View solution
Q. Every MIPS instruction can be implemented in at most
View solution
Q. Code containing redundant loads, stores, and other operations that might be eliminated by an optimizer, is a
View solution
Q. Delays arising from the use of a load result 1 or 2 cycles after the loads, refers as
View solution
Q. Situations that prevent the next instruction in the instruction stream, from executing during its designated clock cycle are known as
View solution
Q. The simplest dynamic branch-prediction scheme is a
View solution
Q. When an instruction is guaranteed to complete, it is called
View solution
Q. An implementation technique whereby multiple instructions are overlapped in execution, refers to
View solution
Q. Grouping the 16 functional units together into four groups and supplying a set of buses, called
View solution
Q. Example: the number of cars per hour and is determined by how often a completed car exits the assembly line, shows the
View solution
Q. To improve the ability of the compiler to fill branch delay slots, most processors with conditional branches have introduced a
View solution
Q. Pipelining that allows to achieve higher clock rates by decomposing the five-stage integer pipeline into eight stages, is refered as
View solution
Q. When all instructions take the same number of cycles, which must also equal the number of pipeline stages the process is known as
View solution
Q. Exceptions that are caused by some hardware event that is not under the control of the user program, refered as
View solution
Q. Hazards in pipelines can make it necessary to
View solution
Q. Indicating which of the four steps the instruction is in, is provided by
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!