adplus-dvertising
frame-decoration

Question

A common optimization for reducing write stalls is a

a.

Write buffer

b.

Write-back

c.

Read stall

d.

Write stall

Answer: (a).Write buffer

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. A common optimization for reducing write stalls is a

Similar Questions

Discover Related MCQs

Q. Address translation cache is referred to as a

Q. Cutting of physical-memory into the form of blocks and allocating them to different processes, the stated technique is known as

Q. If the processor is not willing in the cycle for retiring the maximum number of instructions; it is said to be

Q. The security loopholes, prevents by not allowing the user process to ask the operating system to access somethingindirectly are known as

Q. When the processor is waiting for write instruction to complete during the write-through process, the processor is said to

Q. If a set has n blocks, the cache placement is then called

Q. For reducing the frequency on replacement of write-back blocks, the commonly used feature, is known as

Q. The processor address's size, determines the size of

Q. A direct-mapped cache having a size of N and has the miss rate same as a two-way set-associative cache, of size

Q. The block placement strategy, is if set associative/direct mapped, then this miss is called

Q. When Cycle per instruction is 1.0, data accesses are 50% of the total instructions, and the miss penalty is 25clock-cycles and the miss rate having 2%, then the computer would the faster as,

Q. The address spaces are typically broken into the fixed-size blocks, called

Q. The rate of no of misses in a cache which is divided by whole number of memory-accesses, to the cache, is known as

Q. The name given to the first or highest level of the memory-hierarchy, is known as

Q. The physical-address that is coming to the cache is further divided into field/s:

Q. If the cache is not able for containing all the blocks needed while execution, the miss is then known as

Q. When the victim buffer is totally full, the cache must

Q. 10% stores and 26% loads instruction for MIPS programs, to make writes

Q. Larger blocks increases the conflict-misses and the capacity-misses, whenever the cache is

Q. The page table level that says if page has been modified, is known as