adplus-dvertising
frame-decoration

Question

A direct-mapped cache having a size of N and has the miss rate same as a two-way set-associative cache, of size

a.

N

b.

N*2

c.

N/2

d.

N^2

Posted under Computer Architecture

Answer: (c).N/2

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. A direct-mapped cache having a size of N and has the miss rate same as a two-way set-associative cache, of size

Similar Questions

Discover Related MCQs

Q. The block placement strategy, is if set associative/direct mapped, then this miss is called

Q. When Cycle per instruction is 1.0, data accesses are 50% of the total instructions, and the miss penalty is 25clock-cycles and the miss rate having 2%, then the computer would the faster as,

Q. The address spaces are typically broken into the fixed-size blocks, called

Q. The rate of no of misses in a cache which is divided by whole number of memory-accesses, to the cache, is known as

Q. The name given to the first or highest level of the memory-hierarchy, is known as

Q. The physical-address that is coming to the cache is further divided into field/s:

Q. If the cache is not able for containing all the blocks needed while execution, the miss is then known as

Q. When the victim buffer is totally full, the cache must

Q. 10% stores and 26% loads instruction for MIPS programs, to make writes

Q. Larger blocks increases the conflict-misses and the capacity-misses, whenever the cache is

Q. The page table level that says if page has been modified, is known as

Q. Data structure, maintaining the addresses of physical-pages, typically takes the form of a

Q. The matching tag sends the corresponding physical address through effectively a

Q. For Reducing Miss Rate, using Large blocks', the given statement defines

Q. Equivalent to the PTE valid bit, used to indicate the valid translation is refered to as

Q. When the processor gets the requested data items from the cache, it is called a

Q. To provide for protected sharing, half of the address space is shared by all processes and half is unique to each process, called

Q. The processor's performance can be calculated as

Q. At any instant it is possible to switch from one process to another, this exchange is called a

Q. Caches containing either instructions or data, is referred to the term