Question
a.
Be full
b.
Be empty
c.
Wait
d.
Move next
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. When the victim buffer is totally full, the cache must
Similar Questions
Discover Related MCQs
Q. 10% stores and 26% loads instruction for MIPS programs, to make writes
View solution
Q. Larger blocks increases the conflict-misses and the capacity-misses, whenever the cache is
View solution
Q. The page table level that says if page has been modified, is known as
View solution
Q. Data structure, maintaining the addresses of physical-pages, typically takes the form of a
View solution
Q. The matching tag sends the corresponding physical address through effectively a
View solution
Q. For Reducing Miss Rate, using Large blocks', the given statement defines
View solution
Q. Equivalent to the PTE valid bit, used to indicate the valid translation is refered to as
View solution
Q. When the processor gets the requested data items from the cache, it is called a
View solution
Q. To provide for protected sharing, half of the address space is shared by all processes and half is unique to each process, called
View solution
Q. The processor's performance can be calculated as
View solution
Q. At any instant it is possible to switch from one process to another, this exchange is called a
View solution
Q. Caches containing either instructions or data, is referred to the term
View solution
Q. Hardware solutions for the synonym problems, are called
View solution
Q. Fixed-size blocks known as pages, and those having variable-size blocks are known as
View solution
Q. If the entry is 8 bytes long, each page table has 512 entries, and the Opteron has 4 KB pages. Each of the four level fields are 9 bits long, and the page offset is 12 bits, then the sign extended would be
View solution
Q. If going fully associative, refers to the
View solution
Q. The natural policy uses for the memory hierarchies: L1 data of cache are always present in L2 level of cache, refers to
View solution
Q. For reducing the chance of throwing the information which soon will be needed, this technique used is
View solution
Q. The ratio of cache accesses, results in a miss is known as
View solution
Q. AMD64 requires that the upper 16 bits of the virtual address be just the sign extension of the lower 48 bits, which it calls
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!