adplus-dvertising
frame-decoration

Question

Memory refreshing may be done

a.

By the CPU that contains a special refresh counter

b.

By an external refresh controller

c.

Either by the CPU or by an external refresh controller

d.

None of these

Answer: (b).By an external refresh controller

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Memory refreshing may be done

Similar Questions

Discover Related MCQs

Q. For the synchronization of the read head, we make use of a _______.

Q. The method of placing the heads and the discs in an air tight environment is called as ______.

Q. In memory interleaving, the lower order bits of the address is used to

Q. Which of the following technique/s used to effectively utilize main memory ?

Q. The transfer of large chunks of data with the involvement of the processor is done by _______ .

Q. The BOOT sector files of the system are stored in _____ .

Q. The DMA differs from the interrupt mode by

Q. The DMA transfers are performed by a control circuit called as

Q. In DMA transfers, the required signals and addresses are given by the

Q. After the complition of the DMA transfer the processor is notified by

Q. The DMA controller has _______ registers.

Q. The DMA controller is connected to the ____

Q. The technique where the controller is given complete access to main memory is

Q. The controller uses _____ to help with the transfers when handling network interfaces.

Q. To overcome the conflict over the possession of the BUS we use ______.

Q. The registers of the controller are ______.

Q. When process requests for a DMA transfer ,

Q. The DMA transfer is initiated by _____

Q. Consider a two-level cache hierarchy L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1 cache 0.1, the L2 cache experience on average. 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is ______________.

Q. A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as direct mapped cache, the length of the TAG field is 10 bits. If the cache unit is now designed as a 16-way set-associative cache, the length of the TAG field is ______ bits.