adplus-dvertising
frame-decoration

Question

Comparing the time T1 taken for a single instruction on a pipelined CPU with time T2 taken on a non­ pipelined but identical CPU, we can say that

a.

T1 <= T2

b.

T1 >= T2

c.

T1 < T2

d.

T1 is T2 plus the time taken for one instruction fetch cycle

Answer: (b).T1 >= T2

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Comparing the time T1 taken for a single instruction on a pipelined CPU with time T2 taken on a non­ pipelined but identical CPU, we can say that

Similar Questions

Discover Related MCQs

Q. The 8085 microprocessor responds to the presence of an interrupt

Q. The most appropriate matching for the following pairs

X: Indirect addressing 1 : Loops

Y: Immediate addressing 2 : Pointers

Z: Auto decrement addressing 3: Constants

is

Q. Consider the values A = 2.0 x 10^30, B =-2.0 x 10^30, C= 1.0, and the sequence

X: = A + B Y: = A + C
X: = X + C Y: = Y + B

executed on a computer where floating-point numbers are represented with 32 bits. The values for X and Y will be

Q. A low memory can be connected to 8085 by using

Q. Suppose a processor does not have any stack pointer register. Which of the following statements is true?

Q. A processor needs software interrupt to

Q. A CPU has two modes-privileged and non-privileged. In order to change the mode from privileged to non-privileged

Q. Which is the most appropriate match for the items in the first column with the items in the second column:

X. Indirect Addressing I. Array implementation
Y. Indexed Addressing II. Writing re-locatable code
Z. Base Register Addressing III. Passing array as parameter

Q. The 2’s complement representation of (−539)10 in hexadecimal is

Q. A device employing INTR line for device interrupt puts the CALL instruction on the data bus while

Q. In 8085, which of the following modifies the program counter ?

Q. The 2' s complement representation of the decimal value - 15 is

Q. Sign extension is a step in

Q. In 2' s complement addition, overflow

Q. In the absolute addressing mode

Q. What are the states of the Auxiliary Carry (AC) and Carry Flag (dCY) after executing the following 8085 program?

MVI L, 5DH
MVI L, 6BH
MOV A, H
ADD L

Q. The performance of a pipelined processor suffers if

Q. Horizontal microprogramming :

Q. Assuming all numbers are in 2's complement representation, which of the following numbers is divisible by 11111011?

Q. For a pipelined CPU with a single ALU, consider the following situations

1. The j + 1-st instruction uses the result of the j-th instruction
as an operand
2. The execution of a conditional jump instruction
3. The j-th and j + 1-st instructions require the ALU at the same
time

Which of the above can cause a hazard ?