Q. The most appropriate matching for the following pairs

X: Indirect addressing 1 : Loops

Y: Immediate addressing 2 : Pointers

Z: Auto decrement addressing 3: Constants

is

View solution

Q. Consider the values A = 2.0 x 10^30, B =-2.0 x 10^30, C= 1.0, and the sequence

X: = A + B Y: = A + C
X: = X + C Y: = Y + B

executed on a computer where floating-point numbers are represented with 32 bits. The values for X and Y will be

View solution

Q. A low memory can be connected to 8085 by using

View solution

Q. Suppose a processor does not have any stack pointer register. Which of the following statements is true?

View solution

Q. A processor needs software interrupt to

View solution

Q. A CPU has two modes-privileged and non-privileged. In order to change the mode from privileged to non-privileged

View solution

Q. Which is the most appropriate match for the items in the first column with the items in the second column:

X. Indirect Addressing I. Array implementation
Y. Indexed Addressing II. Writing re-locatable code
Z. Base Register Addressing III. Passing array as parameter

View solution

Q. The 2’s complement representation of (−539)10 in hexadecimal is

View solution

Q. A device employing INTR line for device interrupt puts the CALL instruction on the data bus while

View solution

Q. In 8085, which of the following modifies the program counter ?

View solution

Q. The 2' s complement representation of the decimal value - 15 is

View solution

Q. Sign extension is a step in

View solution

Q. In 2' s complement addition, overflow

View solution

Q. In the absolute addressing mode

View solution

Q. What are the states of the Auxiliary Carry (AC) and Carry Flag (dCY) after executing the following 8085 program?

MVI L, 5DH
MVI L, 6BH
MOV A, H
ADD L

View solution

Q. The performance of a pipelined processor suffers if

View solution

Q. Horizontal microprogramming :

View solution

Q. Assuming all numbers are in 2's complement representation, which of the following numbers is divisible by 11111011?

View solution

Q. For a pipelined CPU with a single ALU, consider the following situations

1. The j + 1-st instruction uses the result of the j-th instruction
as an operand
2. The execution of a conditional jump instruction
3. The j-th and j + 1-st instructions require the ALU at the same
time

Which of the above can cause a hazard ?

View solution

Q. Consider the grammar rule E → E1 - E2 for arith­metic expressions. The code generated is targeted to a CPU having a single user register. The sub­traction operation requires the first operand to be in the register. If E1 and E2 do not have any com­mon sub expression, in order to get the shortest possible code

View solution