Q. Because of Pentium’s superscalar architecture, the number of instructions that are executed per clock cycle is

View solution

Q. The type of execution which means that the CPU should speculate which of the next instructions can be executed earlier is

View solution

Q. The execution in which the consecutive instruction execution in a sequential flow is hampered is

View solution

Q. A dual independent bus has

View solution

Q. The unit that is used to implement the multiple branch prediction in Pentium-Pro is

View solution

Q. Which of the following is not an independent engine of Pentium-Pro?

View solution

Q. The unit that accepts the sequence of instructions from the instruction cache as input is

View solution

Q. In fetch-decode unit, the number of parallel decoders that accept the stream of fetched instructions and decode them is

View solution

Q. The decoder unit in fetch-decode unit converts the instructions into

View solution

Q. The logical source(s) and logical destination(s) that the micro operation has respectively are

View solution

Q. The microoperations that are converted by decoder are directly transferred to

View solution

Q. The pool of instructions that are fetched is stored in an addressable memory called

View solution

Q. The unit that performs scheduling of instructions by determining the data dependencies is

View solution

Q. The unit that reads the instruction pool and removes the microoperations which have been executed instruction pool is

View solution

Q. The speed of Pentium-Pro when compared to that of Pentium is

View solution

Q. Which of the following is not supported by Pentium-Pro?

View solution

Q. The feature of Pentium II is

View solution

Q. The results of speculative instruction execution is stored in

View solution