Question

The pool of instructions that are fetched is stored in an addressable memory called

a.

tristate buffer

b.

branch target buffer

c.

reorder buffer

d.

order buffer

Posted under Recent Advancements in Microprocessor Architecture Microprocessor

Answer: (c).reorder buffer

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The pool of instructions that are fetched is stored in an addressable memory called

Add Comment

Similar Questions

Discover Related MCQs

Q. The microoperations that are converted by decoder are directly transferred to

View solution

Q. The logical source(s) and logical destination(s) that the micro operation has respectively are

View solution

Q. The decoder unit in fetch-decode unit converts the instructions into

View solution

Q. In fetch-decode unit, the number of parallel decoders that accept the stream of fetched instructions and decode them is

View solution

Q. The unit that accepts the sequence of instructions from the instruction cache as input is

View solution

Q. Which of the following is not an independent engine of Pentium-Pro?

View solution

Q. The unit that is used to implement the multiple branch prediction in Pentium-Pro is

View solution

Q. A dual independent bus has

View solution

Q. The execution in which the consecutive instruction execution in a sequential flow is hampered is

View solution

Q. The type of execution which means that the CPU should speculate which of the next instructions can be executed earlier is

View solution

Q. Because of Pentium’s superscalar architecture, the number of instructions that are executed per clock cycle is

View solution

Q. During the execution of instructions, if an instruction is executed, then next instruction is executed only when the data is read by

View solution

Q. The instructions that pass through the fetch, decode and execution stages sequentially is known as

View solution

Q. If the result of PCMPEQ, which is a comparison of two packed data types, is a success, then the mask generated is

View solution

Q. The instruction in which both multiplication and addition are performed is

View solution

Q. When the instruction, PMULHW, is performed, then the higher order 16-bits of the 32 bit products are stored in

View solution

Q. When the instruction, PMULLW, is performed, then the lower order 16-bits of the 32 bit products are stored in

View solution

Q. The instruction that is not operated on quad word is

View solution

Q. The instruction, PCMPGT, is used to compare two data types and check

View solution

Q. The instruction, PSUBB, performs subtraction in

View solution

View All MCQs on Recent Advancements in Microprocessor Architecture

Suggested Topics

Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!

Computer Hardware

Explore the tangible components of computers with our Computer Hardware MCQs. Learn...

Compiler Design

Unravel the process of translating source code into executable programs with our...

Software Engineering

Learn about the systematic approach to developing software with our Software...

Artificial Intelligence

Get started on the path to the future with our Artificial Intelligence MCQs. Covering...

Digital Communication

Master the basics of electronic communication with our Digital Communication MCQs....

Wireless and Mobile Communications

Get to grips with modern communication technologies with our Wireless and Mobile...

Software Architecture and Design

Get a strong hold on the blueprint of software systems with our Software Architecture...

Microprocessor

Understand the heart of your computer with our Microprocessor MCQs. Topics include...

C# programming

Hone your skills in the C# language with our MCQs. Understand data types, operators,...