adplus-dvertising
frame-decoration

Question

The pool of instructions that are fetched is stored in an addressable memory called

a.

tristate buffer

b.

branch target buffer

c.

reorder buffer

d.

order buffer

Posted under Microprocessor

Answer: (c).reorder buffer

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The pool of instructions that are fetched is stored in an addressable memory called

Similar Questions

Discover Related MCQs

Q. The microoperations that are converted by decoder are directly transferred to

Q. The logical source(s) and logical destination(s) that the micro operation has respectively are

Q. The decoder unit in fetch-decode unit converts the instructions into

Q. In fetch-decode unit, the number of parallel decoders that accept the stream of fetched instructions and decode them is

Q. The unit that accepts the sequence of instructions from the instruction cache as input is

Q. Which of the following is not an independent engine of Pentium-Pro?

Q. The unit that is used to implement the multiple branch prediction in Pentium-Pro is

Q. A dual independent bus has

Q. The execution in which the consecutive instruction execution in a sequential flow is hampered is

Q. The type of execution which means that the CPU should speculate which of the next instructions can be executed earlier is

Q. Because of Pentium’s superscalar architecture, the number of instructions that are executed per clock cycle is

Q. During the execution of instructions, if an instruction is executed, then next instruction is executed only when the data is read by

Q. The instructions that pass through the fetch, decode and execution stages sequentially is known as

Q. If the result of PCMPEQ, which is a comparison of two packed data types, is a success, then the mask generated is

Q. The instruction in which both multiplication and addition are performed is

Q. When the instruction, PMULHW, is performed, then the higher order 16-bits of the 32 bit products are stored in

Q. When the instruction, PMULLW, is performed, then the lower order 16-bits of the 32 bit products are stored in

Q. The instruction that is not operated on quad word is

Q. The instruction, PCMPGT, is used to compare two data types and check

Q. The instruction, PSUBB, performs subtraction in