Question
a.
TXC(active low)
b.
TXC(active high)
c.
TXD(active low)
d.
RXC(active low)
Posted under Microprocessor
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. In 8251A, the pin that controls the rate at which the character is to be transmitted is
Similar Questions
Discover Related MCQs
Q. If the data transmission takes place in either direction, but at a time data may be transmitted only in one direction then, it is of
View solution
Q. If the data is transmitted only in one direction over a single communication channel, then it is of
View solution
Q. Which of the following is not a mode of data transmission?
View solution
Q. If any change in sensor value is detected at the end of a sensor matrix scan, then the IRQ line
View solution
Q. The flag that increments automatically after each read or write operation to the display RAM is
View solution
Q. The FIFO status word is used to indicate the error in
View solution
Q. The data that is entered from the left side of the display unit is of
View solution
Q. When a key is pressed, the debounce circuit waits for 2 keyboard scans and then checks whether the key is still depressed in
View solution
Q. The mode that is programmed using “end interrupt/error mode set command” is
View solution
Q. When a key is pressed, a debounce logic comes into operation in
View solution
Q. The registers that hold the address of the word currently being written by the CPU from the display RAM are
View solution
Q. The sensor RAM acts as 8-byte first-in-first-out RAM in
View solution
Q. The registers that store the keyboard and display modes and operations programmed by CPU are
View solution
Q. In the application where all the interrupting devices are of equal priority, the mode used is
View solution
Q. When non-specific EOI command is issued to 8259A it will automatically
View solution
Q. Once the ICW1 is loaded, then the initialization procedure involves
View solution
Q. When the PS(active low)/EN(active low) pin of 8259A used in buffered mode, then it can be used as a
View solution
Q. In a cascaded mode, the number of vectored interrupts provided by 8259A is
View solution
Q. The interrupt control logic
View solution
Q. The register that stores the bits required to mask the interrupt inputs is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
