adplus-dvertising
frame-decoration

Question

In the case of parallelization, Amdahl's law states that if P is the proportion of the program that can be made parallel and (1 - P) is the proportion that cannot be parallelized , then the maximum speed that can be achieved by using N processors is

a.

1/ (1-P) + (N.P)

b.

1/ (N-1) P +P

c.

1/ (1-P)  + P/N

d.

1/ P + ((1-P)/N)

Answer: (c).1/ (1-P)  + P/N

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. In the case of parallelization, Amdahl's law states that if P is the proportion of the program that can be made parallel and (1 - P) is the proportion that cannot be parallelized ,...

Similar Questions

Discover Related MCQs

Q. Which of the following statements is incorrect for Parallel Virtual Machine (PVM)?

Q. Which of the following is not valid with reference to Message Passing Interface (MPI) ?

Q. For the 8 - bit word 00111001, the check bits stored with it would be 0111. Suppose when the word is read from memory, the check bits are calculated to be 1101. What is the data word that was read from memory?

Q. Consider a 32 - bit microprocessor, with a 16 - bit external data bus, driven by an 8 MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate for this microprocessor?

Q. The RST 7 instruction in 8085 microprocessor is equivalent to :

Q. The CPU of a system having 1 MIPS execution rate needs 4 machine cycles on an average for executing an instruction. The fifty percent of the cycles use memory bus. A memory read/ write employs one machine cycle. For execution of the programs, the system utilizes 90 percent of the CPU time. For block data transfer, an IO device is attached to the system while CPU executes the background programs continuously. What is the maximum IO data transfer rate if programmed IO data transfer technique is used?

Q. The number of flip-flops required to design a modulo - 272 counter is :

Q. Consider a uniprocessor system where new processes arrive at an average of five processes per minute and each process needs an average of 6 seconds of service time. What will be the CPU utilization ?

Q. The advantage of _______ is that it can reference memory without paying the price of having a full memory address in the instruction.

Q. The output of a sequential circuit depends on

Q. Which of the following flip-flops is free from race condition ?

Q. Pipelining improves performance by:

Q. A multiplexer is a logic circuit that

Q. 8-bit 1’s complement form of –77.25 is

Q. ECL is the fastest of all logic families. High Speed in ECL is possible because transistors are used in difference amplifier configuration, in which they are never driven into ...............

Q. A binary 3-bit down counter uses J-K flip-flops, FFi with inputs Ji, Ki and outputs Qi, i=0,1,2 respectively. The minimized expression for the input from following, is

I. J0=K0=0
II. J0=K0=1
III. J1=K1=Q0
IV. J1=K1=Q'0
V. J2=K2=Q1Q0
Vl. J2=K2=Q'1Q'0

Q. Which of the following is an interrupt according to temporal relationship with system clock?

Q. Match the following:

Addressing Mode      Location of operand
a. Implied                      i. Registers which are in CPU
b. Immediate                 ii. Register specifies the address
of the operand
c. Register                     iii. Specified in the register
d. Register Indirect      iv. Specified implicitly in the
definition of instruction

Codes:
     a   b   c  d

Q. In 8085 microprocessor, the digit 5 indicates that the microprocessor needs

Q. In 8085, which of the following performs: load register pair immediate operation?