adplus-dvertising
frame-decoration

Question

How many different addresses are required by the memory that contain 16K words?

a.

16,380

b.

16,382

c.

16,384

d.

16,386

Answer: (c).16,384

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. How many different addresses are required by the memory that contain 16K words?

Similar Questions

Discover Related MCQs

Q. What is the bit storage capacity of a ROM with a 512' 4-organization?

Q. How many 128 x 8 RAM chips are needed to provide a memory capacity of 2048 bytes?

Q. Which of the following technology can give high speed RAM?

Q. In 8085 microprocessor how many I/O devices can be interfaced in I/O mapped I/O technique?

Q. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?

Q. An attempt to access a location not owned by a Program is called

Q. Cache memory works on the principle of

Q. Memory interleaving technique is used to address the memory modules in order to have

Q. In a multiprogramming system, which of the following is used

Q. Associative memory is some times called as

Q. A more efficient way to organise a Page Table is by means of an associative memory having

Q. If there are four ROM ICs of 8K and two RAM ICs of 4K words, than the address range of Ist RAM is (Assume initial addresses correspond to ROMs)

Q. The idea of cache memory is based

Q. If memory access takes 20 ns with cache and 110 ns with out it, then the ratio ( cache uses a 10 ns memory) is

Q. In a memory-mapped I/O system, which of the following will not be there?

Q. Virtual memory consists of

Q. If the main memory is of 8K bytes and the cache memory is of 2K words. It uses associative mapping. Then each word of cache memory shall be

Q. Memory unit accessed by content is called

Q. The performance of cache memory is frequently measured in terms of a quantity called

Q. The cache memory of 1K words uses direct mapping with a block size of 4 words. How many blocks can the cache accommodate?