adplus-dvertising
frame-decoration

Question

The effectiveness of the cache memory is based on the property of ________.

a.

Locality of reference

b.

Memory localisation

c.

Memory size

d.

None of the above

Posted under Computer Architecture

Answer: (a).Locality of reference

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The effectiveness of the cache memory is based on the property of ________.

Similar Questions

Discover Related MCQs

Q. The correspondence between the main memory blocks and those in the cache is given by _________.

Q. When two or more clock cycles are used to complete data transfer it is called as ________.

Q. The drawback of building a large memory with DRAM is

Q. The memory which is used to store the copy of data or instructions stored in larger memories, inside the CPU is called _______.

Q. The memory address range to which RAM will respond

Q. How many addresses are required for 25 x 40 video RAM ?

Q. Four memory chips of 16 x 4 size have their address bases connected together. The system will be of size

Q. Property of locality of reference may fail, if a program has

Q. In a virtual memory system the address space specified by the address lines of the CPU must be -----------than the physical memory size and -----------than the secondary storage size.

Q. Memory refreshing may be done

Q. For the synchronization of the read head, we make use of a _______.

Q. The method of placing the heads and the discs in an air tight environment is called as ______.

Q. In memory interleaving, the lower order bits of the address is used to

Q. Which of the following technique/s used to effectively utilize main memory ?

Q. The transfer of large chunks of data with the involvement of the processor is done by _______ .

Q. The BOOT sector files of the system are stored in _____ .

Q. The DMA differs from the interrupt mode by

Q. The DMA transfers are performed by a control circuit called as

Q. In DMA transfers, the required signals and addresses are given by the

Q. After the complition of the DMA transfer the processor is notified by