adplus-dvertising
frame-decoration

Question

The levels between the CPU and main memory were given a name of

a.

Hit time

b.

Miss rate

c.

Locality in time

d.

Cache

Answer: (d).Cache

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The levels between the CPU and main memory were given a name of

Similar Questions

Discover Related MCQs

Q. Allowing the processor for continuing execution of instructions, that access data-cache while having cache miss, is known as

Q. Having 32-bit virtual-address, 4 KB pages and 4 bytes/page of table entry, the total no of page-table size would be

Q. A queue holding data while the data are waiting to be written in memory, is known as

Q. Cache having 64 blocks and a block-size of 16 bytes, will have block-no for address 1200 map to

Q. The spatial locality, is also known as

Q. In terms of the no of read accesses/program, the miss penalty in clock-cycles for a reading, and the reading miss-rate, is defined as

Q. Having a cache block of 4words, having one-word-wide bank of DRAMs and the miss penalty 65, then no of bytes transferred/bus-clock cycle for a single miss will be

Q. The range of designs between direct-mapped and fully-associative cache, is called

Q. The main memory of a computer can act as a

Q. If the entries no is a power of 2 in the cache, then modulo will be computed by using the

Q. Forget to accounting the byte addressing or the cache block-size, in processing a cache is a

Q. The principle of locality that was used; implementing memory of the computer as

Q. The program of copying address of PTE into temp $k1 would be executed with the instruction

Q. A field in the memory hierarchy table that indicates the associated block, is called a

Q. A virtual-memory block is known as page, and a virtual-memory miss is called a

Q. Latency clock rate of the AMD operation is,

Q. The decimal address having reference 22 will have a Binary address of reference

Q. Cache misses created by the 1st access to a block, that was not in the cache, is known as

Q. A situation in which the same object is being accessed by two addresses, is referred to as

Q. Hit-rate of the processor is the memory fraction, found in