Q. The matching tag sends the corresponding physical address through effectively a

View solution

Q. For Reducing Miss Rate, using Large blocks', the given statement defines

View solution

Q. Equivalent to the PTE valid bit, used to indicate the valid translation is refered to as

View solution

Q. When the processor gets the requested data items from the cache, it is called a

View solution

Q. To provide for protected sharing, half of the address space is shared by all processes and half is unique to each process, called

View solution

Q. The processor's performance can be calculated as

View solution

Q. At any instant it is possible to switch from one process to another, this exchange is called a

View solution

Q. Caches containing either instructions or data, is referred to the term

View solution

Q. Hardware solutions for the synonym problems, are called

View solution

Q. Fixed-size blocks known as pages, and those having variable-size blocks are known as

View solution

Q. If the entry is 8 bytes long, each page table has 512 entries, and the Opteron has 4 KB pages. Each of the four level fields are 9 bits long, and the page offset is 12 bits, then the sign extended would be

View solution

Q. If going fully associative, refers to the

View solution

Q. The natural policy uses for the memory hierarchies: L1 data of cache are always present in L2 level of cache, refers to

View solution

Q. For reducing the chance of throwing the information which soon will be needed, this technique used is

View solution

Q. The ratio of cache accesses, results in a miss is known as

View solution

Q. AMD64 requires that the upper 16 bits of the virtual address be just the sign extension of the lower 48 bits, which it calls

View solution

Q. Larger cache-size, larger block-size, and higher associativity, refers to the

View solution

Q. A small page size will result in less wasted storage when a contiguous region of virtualmemory is not equal in size to a multiple of the page size, this unused memory is known as

View solution

Q. To help the operating system estimate LRU, many processors provide a

View solution

Q. The policy for memory hierarchies: L1 data are never found in an L2 cache, refers to

View solution