Question
a.
OR gate
b.
AND gate
c.
NOR gate
d.
XOR gate
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. A NAND gate has inputs A and B. It's output is connected to the both of the inputs of another NAND gate. An equivalent gate for these two NAND gates is
Similar Questions
Discover Related MCQs
Q. The operation which commutative but not associative is
View solution
Q. In which of the following gates, the output is 1 if and only if at least one input is 1?
View solution
Q. The inverter OR gate and AND gate are called decision-making elements because they can recognize some input _____ while disregarding others. A gate recognizes a word when its output is _____
View solution
Q. The functional difference between SR flip-flop and JK flip-flop is that
View solution
Q. With an RS latch a high S and low R sets the output to _____ ; a low S and a high R _____ the output to low.
View solution
Q. Flip-flop outputs are always
View solution
Q. A NOR gate has two or more input signals. All input must be _____ to get a high output.
View solution
Q. An inverter is also called a _____ gate.
View solution
Q. With a NAND latch a low R and a low S produce a _____ condition.
View solution
Q. The simplified form of the Boolean expression (X + Y + XY)(X + Z) is
View solution
Q. De Morgan's first theorem says that a NOR gate is equivalent to a bubbled _____ gate.
View solution
Q. A combinational logic circuit which is used when it is desired to send data from two or more source through a single transmission line is known as
View solution
Q. How many Flip-Flops are required for mod–16 counter?
View solution
Q. The digital logic family which has minimum power dissipation is
View solution
Q. Data can be changed from special code to temporal code by using
View solution
Q. A ring counter consisting of five Flip-Flops will have
View solution
Q. The speed of conversion is maximum in
View solution
Q. The gates required to build a half adder are
View solution
Q. If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is
View solution
Q. The device which changes from serial data to parallel data is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!