adplus-dvertising
frame-decoration

Question

An interrupt vector

a.

is an address that is indexed to an interrupt handler

b.

is a unique device number that is indexed by an address

c.

is a unique identity given to an interrupt

d.

None of these

Posted under Operating System

Answer: (a).is an address that is indexed to an interrupt handler

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. An interrupt vector

Similar Questions

Discover Related MCQs

Q. DMA is used for :

Q. In a memory mapped input/output :

Q. In a programmed input/output(PIO) :

Q. In an interrupt driven input/output :

Q. In the layered approach of Operating Systems :

Q. How does the Hardware trigger an interrupt ?

Q. Which operation is performed by an interrupt handler ?

Q. Why is the Software interrupt required by the processor?

Q. Match the following list1 with list2:
a. DMA I/O -------------------------------------- 1. High speed RAM
b. Cache ---------------------------------------- 2. Disk
c. Interrupt I/O --------------------------------- 3. Printer
d. Condition code register ------------------- 4. ALU

Q. Which of the following is an example of Spooled Device?

Q. The following is not a layer of IO management module

Q. If one or more devices use a common set of wires to communicate with the computer system, the connection is called ______

Q. A ____ a set of wires and a rigidly defined protocol that specifies a set of messages that can be sent on the wires.

Q. When device A has a cable that plugs into device B, and device B has a cable that plugs into device C and device C plugs into a port on the computer, this arrangement is called a _________

Q. The _________ present a uniform device-access interface to the I/O subsystem, much as system calls provide a standard interface between the application and the operating system.

Q. A ________ is a collection of electronics that can operate a port, a bus, or a device.

Q. An I/O port typically consists of four registers status, control, ________ and ________ registers.

Q. The ______ register is read by the host to get input.

Q. The ______ register is written by the host to send output.

Q. The hardware mechanism that allows a device to notify the CPU is called _______