Q. It is a circuit, which can remember values for a long time or change values when required.

View solution

Q. It is a sequential circuit that cycles through a sequence of states.

View solution

Q. It is a counter where the flip-flops do not change states at exactly the same time, as they do not have a common clock pulse.

View solution

Q. It is a bi-directional counter capable of counting in either of the direction depending on the control signal

View solution

Q. In this logic, output depends not only on the current inputs but also on the past input values. It needs some type of memory to remember the past input values

View solution

Q. In a combinational circuit, each output depends entirely on the ________ inputs to the circuit.

View solution

Q. In ________________ circuit, the output depends on both the present and the past inputs.

View solution

Q. The steps required for the analysis of combinational circuits are

View solution

Q. Circuits that are more complex can be built using the __________ method.

View solution

Q. BCD-to-Excess-3 Code Conversion is a example of a ______________.

View solution

Q. The four common and useful MSI circuits are

View solution

Q. Decoders often come with an enable signal, so that the device is only activated when the enable E equals to ___________.

View solution

Q. When more than one input can be active, the priority ____________ must be used.

View solution

Q. A _________________ is a circuit, which can remember values for a long time or change values when required.

View solution

Q. A ________________ circuit is not suitable in the synchronous circuit design because of its transparency nature.

View solution

Q. There are________________ basic types of flip-flop based on clock trigger.

View solution

Q. The characteristic equation of any flip-flop describes the __________________ of the next state in terms of the present state and inputs.

View solution

Q. The normal data inputs to a flip-flop (D, S and R, J and K, T) are referred to as ________________ inputs.

View solution

Q. Asynchronous inputs, just like synchronous inputs, can be engineered to be ______________.

View solution

Q. ___________ and Clear should not be 0 at the same time; otherwise, both the outputs will be 1, which is known as invalid state.

View solution