adplus-dvertising
frame-decoration

Question

It is a counter where the flip-flops do not change states at exactly the same time, as they do not have a common clock pulse.

a.

Asynchronous Ripple Counter

b.

Synchronous Ripple Counter

c.

Counter

d.

All of the above

Posted under Computer Architecture

Answer: (a).Asynchronous Ripple Counter

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. It is a counter where the flip-flops do not change states at exactly the same time, as they do not have a common clock pulse.

Similar Questions

Discover Related MCQs

Q. It is a bi-directional counter capable of counting in either of the direction depending on the control signal

Q. In this logic, output depends not only on the current inputs but also on the past input values. It needs some type of memory to remember the past input values

Q. In a combinational circuit, each output depends entirely on the ________ inputs to the circuit.

Q. In ________________ circuit, the output depends on both the present and the past inputs.

Q. The steps required for the analysis of combinational circuits are

Q. Circuits that are more complex can be built using the __________ method.

Q. BCD-to-Excess-3 Code Conversion is a example of a ______________.

Q. The four common and useful MSI circuits are

Q. Decoders often come with an enable signal, so that the device is only activated when the enable E equals to ___________.

Q. When more than one input can be active, the priority ____________ must be used.

Q. A _________________ is a circuit, which can remember values for a long time or change values when required.

Q. A ________________ circuit is not suitable in the synchronous circuit design because of its transparency nature.

Q. There are________________ basic types of flip-flop based on clock trigger.

Q. The characteristic equation of any flip-flop describes the __________________ of the next state in terms of the present state and inputs.

Q. The normal data inputs to a flip-flop (D, S and R, J and K, T) are referred to as ________________ inputs.

Q. Asynchronous inputs, just like synchronous inputs, can be engineered to be ______________.

Q. ___________ and Clear should not be 0 at the same time; otherwise, both the outputs will be 1, which is known as invalid state.

Q. Which table indicates the input conditions of the flip-flops necessary to cause all possible next state transitions of a flip-flop?

Q. When a circuit is self- correcting?

Q. A PLA consists of two-level____________ circuits on a single chip.