adplus-dvertising
frame-decoration

Question

An instruction cycle refers to

a.

Fetching an instruction

b.

Clock speed

c.

Fetching, decoding, and executing an instruction

d.

Executing an instruction

Answer: (c).Fetching, decoding, and executing an instruction

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. An instruction cycle refers to

Similar Questions

Discover Related MCQs

Q. A hardware interrupt is

Q. Which of the following is not involved in a memory write operation?

Q. To prevent signals from colliding on the bus, ……………….. Prioritize access to memory by I/o channels and processors.

Q. …………… improve system performance by temporarily storing data during transfers s/w devices or processers that operate at different speeds.

Q. Addressing mode is …………………

Q. Which of the following is not a valid class of interrupts?
1) Program
2) Timer
3) I/o
4) Hardware failure

Q. System calls are usually invoked by using

1) An indirect jump
2) A software interrupt
3) Polling
4) A privileged instruction

Q. Which of the following holds data and processing instructions temporarily until the CPU needs it??

Q. Which of the following register processors used for fetch and execute operations?
1) Program counter
2) Instruction register
3) Address register

Q. Microinstruction length is determined by ………………..

1) The maximum number of simultaneous micro-operations that must be specified
2) The way in which the control information is represented or encoded
3) The way in which the next microinstruction address is specified

Q. ID catching system, the memory reference made in any short time integral tends to use only a small fraction of the total memory?

Q. The word length of a CPU is defined as

Q. The register which holds the address of the locating to or from which data are to be transferred is known as

Q. Which one is required while establishing the communication link between CPU and peripherals?

Q. Which of the following data transfer modes takes relatively more time?

Q. Halt operation comes under ………

Q. The CPU initializes the DMA by sending ………

Q. In four – address instruction format, the number of bytes required to encode an instruction is (assume each address requires 24 bits, and 1 byte is required for operation code)

Q. The minimum time delay between the initiations of two independent memory operations is called

Q. Consider an algebraic system (A,*), where A is a set of all non-zero real numbers and * is a binary operation defined by A* b = ab/4 then (G*) is a