adplus-dvertising
frame-decoration

Question

The instruction of MMX that is essential when a floating-point routine calls an MMX routine or viceversa is

a.

MOV

b.

PADD

c.

EMMS

d.

None of the mentioned

Answer: (c).EMMS

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The instruction of MMX that is essential when a floating-point routine calls an MMX routine or viceversa is

Similar Questions

Discover Related MCQs

Q. Pentium III is used in computers which run on the operating system of

Q. The architecture of CPU of Pentium III is suitable for

Q. The Pentium III has the operating frequencies as

Q. The Pentium III consists of

Q. The additional instructions that are designed especially for performing multimedia tasks are known as

Q. The MMX instruction, EMMS consists of __________ on which it operates.

Q. In all the MMX instructions, the destination operand resides in

Q. For the MMX instructions, the prefix, P, is used to represent the mode of

Q. For the MMX instructions, the suffix, S, is used to represent

Q. The instruction that is used for quadword is

Q. The instruction, PSUBB, performs subtraction in

Q. The instruction, PCMPGT, is used to compare two data types and check

Q. The instruction that is not operated on quad word is

Q. When the instruction, PMULLW, is performed, then the lower order 16-bits of the 32 bit products are stored in

Q. When the instruction, PMULHW, is performed, then the higher order 16-bits of the 32 bit products are stored in

Q. The instruction in which both multiplication and addition are performed is

Q. If the result of PCMPEQ, which is a comparison of two packed data types, is a success, then the mask generated is

Q. The instructions that pass through the fetch, decode and execution stages sequentially is known as

Q. During the execution of instructions, if an instruction is executed, then next instruction is executed only when the data is read by

Q. Because of Pentium’s superscalar architecture, the number of instructions that are executed per clock cycle is