adplus-dvertising
frame-decoration

Question

The floating point multiplier segment performs floating point multiplication in

a.

single precision

b.

double precision

c.

extended precision

d.

all of the mentioned

Answer: (d).all of the mentioned

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The floating point multiplier segment performs floating point multiplication in

Similar Questions

Discover Related MCQs

Q. The instruction or segment that executes the floating point square root instructions is

Q. The floating point rounder segment performs rounding off operation at

Q. Which of the following is a floating point exception that is generated in case of integer arithmetic?

Q. The mechanism that determines whether a floating point operation will be executed without creating any exception is

Q. Which of the following is not a transcendental instruction?

Q. The transcendental instruction that supports computation of sine and cosine is

Q. The instruction that computes tan(x) is

Q. The instruction that computes arctan(x) is

Q. The instruction, F2XMI, is used to compute

Q. The instruction, FYL2XP, supports to compute the expression

Q. The size of a general purpose floating point register of floating point unit is

Q. For floating point operations, the bits used by mantissa in a floating point register is

Q. The multimedia applications mainly require the architecture of

Q. The size of each MMX (Multimedia Extension) register is

Q. After a sequence of MMX instructions is executed, the MMX registers should be cleared by an instruction,

Q. The number of pixels that can be manipulated in a single register by the CPU using MMX architecture is

Q. After executing the floating point instructions, the floating point registers should be cleared by an instruction,

Q. In the data type, packed byte, the number of bytes that can be packed into one 64-bit quantity is

Q. Four words can be packed into 64-bit by using the data type,

Q. The number of double words that can be packed into 64-bit register using packed double word is