Question
a.
floating point unit
b.
instruction cache
c.
floating point register file or data cache
d.
floating point register file or instruction cache
Posted under Microprocessor
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. In the operand fetch stage, the FPU (Floating Point Unit) fetches the operands from
Similar Questions
Discover Related MCQs
Q. The FPU (Floating Point Unit) writes the results to the floating point register file in
View solution
Q. The floating point multiplier segment performs floating point multiplication in
View solution
Q. The instruction or segment that executes the floating point square root instructions is
View solution
Q. The floating point rounder segment performs rounding off operation at
View solution
Q. Which of the following is a floating point exception that is generated in case of integer arithmetic?
View solution
Q. The mechanism that determines whether a floating point operation will be executed without creating any exception is
View solution
Q. Which of the following is not a transcendental instruction?
View solution
Q. The transcendental instruction that supports computation of sine and cosine is
View solution
Q. The instruction that computes tan(x) is
View solution
Q. The instruction that computes arctan(x) is
View solution
Q. The instruction, F2XMI, is used to compute
View solution
Q. The instruction, FYL2XP, supports to compute the expression
View solution
Q. The size of a general purpose floating point register of floating point unit is
View solution
Q. For floating point operations, the bits used by mantissa in a floating point register is
View solution
Q. The multimedia applications mainly require the architecture of
View solution
Q. The size of each MMX (Multimedia Extension) register is
View solution
Q. After a sequence of MMX instructions is executed, the MMX registers should be cleared by an instruction,
View solution
Q. The number of pixels that can be manipulated in a single register by the CPU using MMX architecture is
View solution
Q. After executing the floating point instructions, the floating point registers should be cleared by an instruction,
View solution
Q. In the data type, packed byte, the number of bytes that can be packed into one 64-bit quantity is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!