Question
List - I
(a) Interrupts which can be delayed when a much highest priority interrupt has occurred
(b) Unplanned interrupts which occur while executing a program
(c) Source of interrupt is in phase with the system clock
List - II
(i) Normal
(ii) Synchronous
(iii) Maskable
(iv) Exception
Code:
(a) (b) (c)
a.
(ii) (i) (iv)
b.
(ii) (iv) (iii)
c.
(iii) (i) (ii)
d.
(iii) (iv) (ii)
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Match the items in List - I and List - II : List - I (a) Interrupts which can be delayed when a much highest priority interrupt has occurred (b) Unplanned interrupts which...
Similar Questions
Discover Related MCQs
Q. Which of the following mapping is not used for mapping process in cache memory?
View solution
Q. Simplify the following using K-map:
F (A, B, C, D) = Σ (0, 1, 2, 8, 9, 12, 13)
d (A, B, C, D) = Σ (10, 11, 14, 15)
d stands for don’t care condition.
View solution
Q. In 8085 microprocessor, what is the output of following program?
LDA 8000H
MVI B, 30H
ADD B
STA 8001H
View solution
Q. The Boolean function with the following Karnaugh map is :
View solution
Q. The Octal equivalent of the binary number 1011101011 is:
View solution
Q. In 8085 microprocessor which of the following flag(s) is (are) affected by an arithmetic operation?
View solution
Q. In 8085 microprocessor the address bus is of .................... bits.
View solution
Q. In the architecture of 8085 microprocessor match the following:
List - I
(a) Processing unit
(b) Instruction unit
(c) Storage and Interface unit
List - II
(i) Interrupt
(ii) General purpose Register
(iii) ALU
(iv) Timing and Control
Code :
(a) (b) (c)
View solution
Q. Which of the following addressing mode is best suited to access elements of an array of contiguous memory locations?
View solution
Q. Which of the following is correct statement?
View solution
Q. A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is:
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
