Question
a.
4
b.
5
c.
3
d.
1
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. How many select lines will a 16 to 1 multiplexer will have
Similar Questions
Discover Related MCQs
Q. CMOS circuits consume power
View solution
Q. The commercially available 8-input multiplexer integrated circuit in the TTL family is
View solution
Q. CMOS circuits are extensively used for ON-chip computers mainly because of their extremely
View solution
Q. Which of the following memories stores the most number of bits
View solution
Q. Which of the following is the fastest logic?
View solution
Q. Shifting a register content to left by one bit position is equivalent to
View solution
Q. For JK flip flop with J=1, K=0, the output after clock pulse will be
View solution
Q. The output of SR flip flop when S=1, R=0 is
View solution
Q. The number of flip flops contained in IC 7490 is
View solution
Q. How many two-input AND and OR gates are required to realize Y=CD+EF+G
View solution
Q. When an input signal A=11001 is applied to a NOT gate serially, its output signal is
View solution
Q. The result of adding hexadecimal number A6 to 3A is
View solution
Q. A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate?
View solution
Q. A full adder logic circuit will have
View solution
Q. An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately
View solution
Q. The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions.
View solution
Q. A weighted resistor digital to analog converter using N bits requires a total of
View solution
Q. How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ?
View solution
Q. For JK flipflop J = 0, K=1, the output after clock pulse will be
View solution
Q. Which of following are known as universal gates ?
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!