Q. The output of SR flip flop when S=1, R=0 is

View solution

Q. The number of flip flops contained in IC 7490 is

View solution

Q. How many two-input AND and OR gates are required to realize Y=CD+EF+G

View solution

Q. When an input signal A=11001 is applied to a NOT gate serially, its output signal is

View solution

Q. The result of adding hexadecimal number A6 to 3A is

View solution

Q. A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate?

View solution

Q. A full adder logic circuit will have

View solution

Q. An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately

View solution

Q. The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions.

View solution

Q. A weighted resistor digital to analog converter using N bits requires a total of

View solution

Q. How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ?

View solution

Q. For JK flipflop J = 0, K=1, the output after clock pulse will be

View solution

Q. Which of following are known as universal gates ?

View solution

Q. Which gate can be used as anti-coincidence detector?

View solution

Q. A circuit in which connections to both AND and OR arrays can be programmed is called

View solution

Q. Which logic is known as universal logic?

View solution

Q. The time for which the D-input of a D-FF must not change after the clock is applied is known as

View solution

Q. Minimum no. of NAND gate required to implement a Ex-OR function is

View solution

Q. Which of the following expression is not equivalent to x?

View solution

Q. PAL circuit consists of

View solution