adplus-dvertising
frame-decoration

Question

The correction to be applied in decimal adder to the generated sum is

a.

00101

b.

00110

c.

01101

d.

01010

Posted under Computer Architecture

Answer: (b).00110

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The correction to be applied in decimal adder to the generated sum is

Similar Questions

Discover Related MCQs

Q. Which of the following is the fastest logic

Q. The digital logic family which has the lowest propagation delay time is

Q. How many AND gates are required to realize Y = CD+EF+G

Q. How many select lines will a 16 to 1 multiplexer will have

Q. CMOS circuits consume power

Q. The commercially available 8-input multiplexer integrated circuit in the TTL family is

Q. CMOS circuits are extensively used for ON-chip computers mainly because of their extremely

Q. Which of the following memories stores the most number of bits

Q. Which of the following is the fastest logic?

Q. Shifting a register content to left by one bit position is equivalent to

Q. For JK flip flop with J=1, K=0, the output after clock pulse will be

Q. The output of SR flip flop when S=1, R=0 is

Q. The number of flip flops contained in IC 7490 is

Q. How many two-input AND and OR gates are required to realize Y=CD+EF+G

Q. When an input signal A=11001 is applied to a NOT gate serially, its output signal is

Q. The result of adding hexadecimal number A6 to 3A is

Q. A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate?

Q. A full adder logic circuit will have

Q. An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately

Q. The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions.