Question
i) Neither vectored nor multiple interrupting devices is possible.
ii) Vectored interrupts is not possible but multiple interrupting devices is possible.
iii) Vectored interrupts is possible and multiple interrupting devices is not possible.
iv) Both vectored and multiple interrupting devices is possible.
a.
iii
b.
i,iv
c.
ii,iii
d.
iii,iv
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line…?? i) Neither vectored nor multiple interrupting...
Similar Questions
Discover Related MCQs
Q. The processor indicates to the devices that it is ready to recieve interrupts
View solution
Q. The starting address sent by the device in vectored interrupt is called as
View solution
Q. The code sent by the device in vectored interrupt is _____ long.
View solution
Q. In vectored interrupts, how does the device identify itself to the processor..?
View solution
Q. DMA interface unit eliminates the need to use CPU registers to transfer data from
View solution
Q. The average time required to reach a storage location in memory and obtain its contents is called the
View solution
Q. The process that periodically checks the status of an I/O devices, is known as
View solution
Q. A bus connecting processor and memory, is known as
View solution
Q. 1000 disks having 1,200,000-hour MTTF and disks being used 24 hours a day, and failed disks are being replaced with a new ones, then no that will fail over five years (43,800 hours) is,
View solution
Q. A unit on the bus that initiates bus requests is called
View solution
Q. Request, which is used for indicating a read request for memory, is known as
View solution
Q. Reads/writes requests to I/O devices, are called
View solution
Q. The average time for reading/writing the 512-byte sector for the disk rotating at 10,000 RPM when its time is 6 ms, its transfer rate is 50 MB/sec, and its controller overhead is 0.2 ms
View solution
Q. 1GB of data is referred in bytes as
View solution
Q. A bus which is designed for allowing processors, I/O devices and memory, is called a
View solution
Q. When the disks rotate at 5400 RPM-15,000 RPM, then they have average rotational latency is between
View solution
Q. The 32-bit, 33MHz PCI bus will have peak bandwidth of about
View solution
Q. Spread of data in the multiple disks, is refered to as
View solution
Q. The data transfer rate is given by the formula
View solution
Q. Measuring the continuous service accomplishment and equivalently of the time to failure from a reference point is called
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
.png)
