Q. Which of the following is raised to the interrupt level to prevent the multiple interrupt request?

View solution

Q. What does MSR stand for?

View solution

Q. How many supervisor registers are associated with the exception mode?

View solution

Q. What happens when an exception is completed?

View solution

Q. How many general types of exceptions are there?

View solution

Q. In which of the exceptions does the external event causes the exception?

View solution

Q. Which of the exceptions are usually a catastrophic failure?

View solution

Q. Which of the exceptions allows the system reset or memory fault?

View solution

Q. Which registers are used to determine the completion status?

View solution

Q. Which of the following does not support PowerPC architecture?

View solution

Q. Which exceptions are used in the PowerPC for floating point?

View solution

Q. Which exception is used in the external interrupts and decrementer-caused exceptions?

View solution

Q. Which exception can be masked by clearing the EE bit to zero in the MSR?

View solution

Q. Which of the following can be done to ensure that all interrupts are recognised?

View solution

Q. How many types of exceptions are associated with the asynchronous imprecise?

View solution

Q. How is the internal registers and memories are reset?

View solution

Q. How is the machine check exception is taken in an asynchronous imprecise?

View solution

Q. Which of the following are the exceptions associated with the asynchronous imprecise?

View solution

Q. Which of the following possesses an additional priority?

View solution

Q. Which of the following has more priority?

View solution