Q. Which exception is used in the external interrupts and decrementer-caused exceptions?

View solution

Q. Which exception can be masked by clearing the EE bit to zero in the MSR?

View solution

Q. Which of the following can be done to ensure that all interrupts are recognised?

View solution

Q. How many types of exceptions are associated with the asynchronous imprecise?

View solution

Q. How is the internal registers and memories are reset?

View solution

Q. How is the machine check exception is taken in an asynchronous imprecise?

View solution

Q. Which of the following are the exceptions associated with the asynchronous imprecise?

View solution

Q. Which of the following possesses an additional priority?

View solution

Q. Which of the following has more priority?

View solution

Q. Which bit controls the external interrupts and the decrementer exceptions?

View solution

Q. Which bit controls the machine check exceptions?

View solution

Q. Which bits control the floating point exceptions?

View solution

Q. Which of the following is an 16 kbyte block?

View solution

Q. Which processors use fast interrupts?

View solution

Q. Which interrupts generate fast interrupt exception?

View solution

Q. What is the disadvantage of the fast interrupts?

View solution

Q. Which of the following does not have a stack frame building?

View solution

Q. What is programmed to generate a two instruction fast interrupt?

View solution

Q. Which of the following can auto increment the register R1?

View solution

Q. Which of the following forces a standard service routine?

View solution