adplus-dvertising
frame-decoration

Question

Which exception can be masked by clearing the EE bit to zero in the MSR?

a.

synchronous imprecise

b.

synchronous precise

c.

asynchronous imprecise

d.

asynchronous precise

Posted under Embedded Systems

Answer: (d).asynchronous precise

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which exception can be masked by clearing the EE bit to zero in the MSR?

Similar Questions

Discover Related MCQs

Q. Which of the following can be done to ensure that all interrupts are recognised?

Q. How many types of exceptions are associated with the asynchronous imprecise?

Q. How is the internal registers and memories are reset?

Q. How is the machine check exception is taken in an asynchronous imprecise?

Q. Which of the following are the exceptions associated with the asynchronous imprecise?

Q. Which of the following possesses an additional priority?

Q. Which of the following has more priority?

Q. Which bit controls the external interrupts and the decrementer exceptions?

Q. Which bit controls the machine check exceptions?

Q. Which bits control the floating point exceptions?

Q. Which of the following is an 16 kbyte block?

Q. Which processors use fast interrupts?

Q. Which interrupts generate fast interrupt exception?

Q. What is the disadvantage of the fast interrupts?

Q. Which of the following does not have a stack frame building?

Q. What is programmed to generate a two instruction fast interrupt?

Q. Which of the following can auto increment the register R1?

Q. Which of the following forces a standard service routine?

Q. Which of the following can be used as a reset button?

Q. Which of the following is connected to a fault detection circuit?