Q. In order to implement complex instructions, CISC architectures use

View solution

Q. The advantage of RISC processors is

View solution

Q. The additional functionality that can be placed on the same chip of RISC is

View solution

Q. The number of clockcycles that take to wait until the length of instruction is known in order to start decoding is

View solution

Q. The number of CPIs(Clock Per Instruction) for an instruction of RISC processors is

View solution

Q. Which of the following is not true about RISC processors?

View solution

Q. The RISC processors that support variable length instructions are from

View solution

Q. Which of the following is true about register windowing?

View solution

Q. The disadvantage of register windowing is

View solution

Q. The register window is used to point the number of physical registers is

View solution

Q. Which of the following is not a stage of pipeline of a RISC processor?

View solution

Q. When an instruction depends on the results of the previous instructions then

View solution

Q. The instructions that instruct the processor to make a decision about the next instruction to be executed are

View solution

Q. The reason for which the RISC processor goes to idle state(or stall) is

View solution

Q. Which of the following is not a characteristic of a RISC architecture.

View solution

Q. The number of clockcycles that take to wait until the length of the instruction is known in order to start decoding is

View solution