adplus-dvertising
frame-decoration

Question

Regs[R4] ? Regs[R4]+ Regs[R3]; the given statement represents the

a.

Register addressing mode

b.

Immediate addressing mode

c.

Effective addressing mode

d.

Register indirect addressing mode

Posted under Computer Architecture

Answer: (a).Register addressing mode

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Regs[R4] ? Regs[R4]+ Regs[R3]; the given statement represents the

Similar Questions

Discover Related MCQs

Q. Modern compiler technology with its ability to effectively using larger numbers of

Q. If we have single memory address then the numbers of operands allowed maximum, would be

Q. A GPR computer having memory to memory operations can easily be ignored by the compiler and is used as a

Q. The example/s of general-purpose RISC architectures is/are

Q. Mem[Regs[R1]]; referring the memory location contents, the address of this memory location is specified by the contents of

Q. The operands working in the stack-architecture are implicitly

Q. Architecture accessing memory only with the load instruction and the store instructions, is called

Q. One class accessing memory as being part of any instruction, is called

Q. For enhancement of the Pentium 4;soultion adopted was

Q. In the four control inputs of MIPS ALU the ADD function has Control lines of

Q. If the control store has space and new instructions are free of cost; the given statement defines the

Q. Invoking the operating system of the PC from user program is the type of

Q. When signals can be read and written is known as

Q. For moving string instruction from the register to the memory ,the command used is

Q. The CPI (Clock per instruction) is given by the following formula:

Q. Undefined instruction can be handled by defining the next-state value, for every op value other than

Q. In the multi-cycle data-path with exception handled, the clock cycle has

Q. MIPS load word and store word instructions have the general form of

Q. For R-type instruction in the MIPS architecture ALU Op is

Q. For implementing the IA-32 instruction set, the framework is provided by