Q. MIPS load word and store word instructions have the general form of

View solution

Q. For R-type instruction in the MIPS architecture ALU Op is

View solution

Q. For implementing the IA-32 instruction set, the framework is provided by

View solution

Q. The following lines of code IR <= Memory[PC]; PC <= PC + 4; explains the

View solution

Q. The op field, also called the Opcode, is always contained in bits

View solution

Q. In single cycle implementation, the instructions of the programs are executed in

View solution

Q. Breaking the instruction's execution into clock cycles are divided into

View solution

Q. The set of micro-instructions which control a processor is called

View solution

Q. When control unit performs subtraction through ALUop, the signal has a binary value of

View solution

Q. The simple datapath for the MIPS architecture has instruction set of

View solution

Q. Set on less than has the ALU control lines

View solution

Q. Step of computer which performs the action given in the instruction is called

View solution

Q. Address of computer instruction under the processor execution is contained within a

View solution

Q. Step which translates instruction into individual command that the computer can process is called

View solution

Q. Step of computer which obtains the next instruction from memory is called

View solution

Q. All of the following may be stored in a computer registers except

View solution