adplus-dvertising
frame-decoration

Question

Architecture accessing memory only with the load instruction and the store instructions, is called

a.

Load-store architecture

b.

Load architecture

c.

Store architecture

d.

81x89

Answer: (a).Load-store architecture

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Architecture accessing memory only with the load instruction and the store instructions, is called

Similar Questions

Discover Related MCQs

Q. One class accessing memory as being part of any instruction, is called

Q. For enhancement of the Pentium 4;soultion adopted was

Q. In the four control inputs of MIPS ALU the ADD function has Control lines of

Q. If the control store has space and new instructions are free of cost; the given statement defines the

Q. Invoking the operating system of the PC from user program is the type of

Q. When signals can be read and written is known as

Q. For moving string instruction from the register to the memory ,the command used is

Q. The CPI (Clock per instruction) is given by the following formula:

Q. Undefined instruction can be handled by defining the next-state value, for every op value other than

Q. In the multi-cycle data-path with exception handled, the clock cycle has

Q. MIPS load word and store word instructions have the general form of

Q. For R-type instruction in the MIPS architecture ALU Op is

Q. For implementing the IA-32 instruction set, the framework is provided by

Q. The following lines of code IR <= Memory[PC]; PC <= PC + 4; explains the

Q. The op field, also called the Opcode, is always contained in bits

Q. In single cycle implementation, the instructions of the programs are executed in

Q. Breaking the instruction's execution into clock cycles are divided into

Q. The set of micro-instructions which control a processor is called

Q. When control unit performs subtraction through ALUop, the signal has a binary value of

Q. The simple datapath for the MIPS architecture has instruction set of