adplus-dvertising
frame-decoration

Question

The PTX instruction having format: opcode.type d, a, b, c; where d is the

a.

Destination

b.

Domain

c.

Data

d.

Double

Answer: (a).Destination

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The PTX instruction having format: opcode.type d, a, b, c; where d is the

Similar Questions

Discover Related MCQs

Q. When every unit is fully pipelined, and a new operation can be started on each clock-cycle known as

Q. When elements are tends to be operated on in the dense form, then the sparse vector gets stored in an expanded form by a

Q. The vector instructions which can be potentially executed altogether, is known as

Q. If exploiting and finding the parallelism, across branches require scheduling code, a substantially very difficult algorithm is

Q. Having load before the store in a running program order, then interchanging this order, results in a

Q. When instruction i and instruction j are tends to write the same register or the memory location, it is called

Q. Branch-selected entries in a (2,2) predictor, which is having a total of 8K-bits in the prediction buffer are

Q. The 10-bit history is used for allowing patterns of up to

Q. Predictors taking this insight to the following level, by the use of multiple predictors; by combining Local and global Predictors, are called

Q. The local predictor contains the

Q. Hazards are eliminated through register renaming by renaming all

Q. Waiting until there is no data hazards, then

Q. If straight-line code is generated by un-rolling, then this stated technique, is known as

Q. The clock-cycle timings of the processors are 250 ps, 200 ps, and 400 ps, respectively, then it will have the miss penalties as

Q. Load and store instruction, waits until the

Q. The number of bits in a predictor: (m,n) is

Q. Combination of instructions, such as compare following a branch and combining them into a one-operation, is taken by

Q. The primary challenge for every multiple-issue processors is trying to exploiting large amount of

Q. A special hardware buffer is required for the instruction execution sequence, that holds the instruction results, this process is known as

Q. Determining the whole branch penalty for buffer of branch-target, assuming that the Hit rate and the Prediction accuracy is 90%