adplus-dvertising
frame-decoration

Question

Load and store instruction, waits until the

a.

Buffers are empty

b.

Stations are empty

c.

Buffers are full

d.

Stations are full

Posted under Computer Architecture

Answer: (a).Buffers are empty

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Load and store instruction, waits until the

Similar Questions

Discover Related MCQs

Q. The number of bits in a predictor: (m,n) is

Q. Combination of instructions, such as compare following a branch and combining them into a one-operation, is taken by

Q. The primary challenge for every multiple-issue processors is trying to exploiting large amount of

Q. A special hardware buffer is required for the instruction execution sequence, that holds the instruction results, this process is known as

Q. Determining the whole branch penalty for buffer of branch-target, assuming that the Hit rate and the Prediction accuracy is 90%

Q. Multithreading allowing multiple-threads for sharing the functional units of a

Q. The eliminating stage of WAR and WAW hazards, is often called

Q. The maximum performance measurement, attainable by the implementation is

Q. The goal of software techniques and hardware techniques, is to exploit

Q. A branch-prediction cache which is used to store the predicted address for the upcoming instruction after the branch, is called a

Q. Hardware-based speculation method for executing programs, is necessarily a

Q. When an instruction starts execution and when it ends execution; between these two times, the instruction is in

Q. The operation for performing on source operands, S1 and S2 is given by the well-known field,

Q. Simple technique which predicts if two stores or a load and a store referred to the exact memory address is called

Q. The actual dataflow values among instructions, which produce results and those that consume those results, is known as

Q. For every instruction present in the buffer, prediction accuracy is

Q. Between the instruction ADD.D and the instruction SUB.D, there is

Q. By-passing and Forwarding techniques, reduces the

Q. In the PARSEC benchmarks, SMT energy gets reduced by

Q. The final stage of completion of an instruction, after which merely the result remains, is known