adplus-dvertising
frame-decoration

Question

The method which offers higher speeds of I/O transfers is

a.

Interrupts

b.

Memory mapping

c.

Program-controlled I/O

d.

DMA

Answer: (d).DMA

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The method which offers higher speeds of I/O transfers is

Similar Questions

Discover Related MCQs

Q. The process where in the processor constantly checks the status flags is called as

Q. The interrupt-request line is a part of the

Q. The return address from the interrupt-service routine is stored on the

Q. The signal sent to the device from the processor to the device after recieving an interrupt is

Q. When the process is returned after an interrupt service ______ should be loaded again
i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses

Q. The time between the receive of an interrupt and its service is ______

Q. Interrupts form an important part of _____ systems.

Q. ______ type circuits are generally used for interrupt service lines

i) open-collector
ii) open-drain
iii) XOR
iv) XNOR

Q. The resistor which is attached to the service line is called _____.

Q. An interrupt that can be temporarily ignored is

Q. The 8085 microprocessor respond to the presence of an interrupt

Q. CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged

Q. Which interrupt is unmaskable…??

Q. From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer
i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs

Q. How can the processor ignore other interrupts when it is servicing one

Q. When dealing with multiple device interrupts , which mechanism is easy to implement

Q. The interrupt servicing mechanism in which the reqesting device identifies itself to the processor to be serviced is

Q. Which table handle stores the addresses of the interrupt handling sub-routines

Q. Interrupts initiated by an instruction is called as

Q. The anded output of the bits of the interrupt register and the mask register are set as input of: