adplus-dvertising
frame-decoration

Question

In power down mode,

a.

Port pins maintain their logic levels

b.

SFRs maintain their logic levels

c.

Clock signal is disabled

d.

All of the mentioned

Posted under Microprocessor

Answer: (d).All of the mentioned

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. In power down mode,

Similar Questions

Discover Related MCQs

Q. The state of signals in power down mode is

Q. The signal that only pulls the microcontroller(8051) out of the power down mode is

Q. During power down to save battery, the supply voltage can be reduced to a value of

Q. The clock signal is disabled to all parts of 8051 in

Q. The microcontroller enters into power down mode when

Q. To come out of idle mode, the external interrupt that is enabled is

Q. The state of signals in idle mode is

Q. The power control register is

Q. The mode that offers the most secured parity enabled data communication at lower baud rates is

Q. In mode 2, the baud rate depends only on

Q. If the microcontroller is expected to communicate in a multiprocessor system, then the required condition is

Q. If SM0=1, SM1=0, then the transceiver selected is

Q. During serial reception, the buffer that receives serial bits and converts to a byte is

Q. The common unit shared by the receiver unit and transmission unit of serial communication unit is

Q. The transmission unit does not require assistance from processor if once a byte for transmission is written to

Q. The task of converting the byte into serial form and transmitting it bit by bit along with start, stop and parity bits is carried out by

Q. The number of bits transmitted or received per second is defined as

Q. The mcs 51 architecture supports

Q. The serial communication is used for

Q. The serial communication is