adplus-dvertising
frame-decoration

Question

Which of the following is not an unconditional control transfer instruction?

a.

JMP

b.

RET

c.

JNC

d.

CALL

Posted under Microprocessor

Answer: (c).JNC

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which of the following is not an unconditional control transfer instruction?

Similar Questions

Discover Related MCQs

Q. The conditional control transfer instructions use

Q. Which of the following is not a conditional control transfer instruction?

Q. The mnemonic used to perform a subtraction of source with an 8-bit data and jumps to specified relative address if subtraction is non-zero is

Q. The mnemonic, JNB is used to jump to the specified relative address only if

Q. The type of operand that is not allowed to use in boolean instructions of 8051 is

Q. In boolean instructions, the flag that is the only allowed destination operand for two operand instructions is

Q. Which of the following is not one of the SFR addresses of the ports of 8051?

Q. Each port line of a port can individually source a current of upto

Q. Each port line of a port can individually sink a current of upto

Q. The number of TTL inputs that can be sinked by the port 0 when a logic 0 is sent to a port line as an output port is

Q. The open drain bidirectional (input or output) port with internal pullups is

Q. The port that can source or sink 4 LS TTL inputs when being used as an output port on each of its line is

Q. The port that will source a current of 500 micro amperes when being used as input ports is

Q. If the EA(active low) signal is grounded then the execution

Q. When the port lines of a port are to be used as input lines then the value that must be written to the port address is

Q. Port 1 lines are used during programming of

Q. The configuration in which each LED receives operating current of 8 mA from power supply while the port lines sink the current on each port line is

Q. If EA(active low) signal =1, then the execution starts from

Q. The pin that is grounded for interfacing external EPROM is

Q. The step that is involved in the procedure of memory interfacing with 8051 is