adplus-dvertising
frame-decoration

Question

The privilege level at which the real mode programs are executed is

a.

level 0

b.

level 1

c.

level 2

d.

level 3

Posted under Microprocessor

Answer: (a).level 0

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The privilege level at which the real mode programs are executed is

Similar Questions

Discover Related MCQs

Q. The instructions to prepare the processor for protected mode can only be executed at the privilege level

Q. The instruction that is unable to set or read the VM (Virtual Mode) bit is

Q. If the CKM pin of 80387 is high, then 80387 is operated in

Q. The unit that handles the data and directs it to either FIFO or instruction decoder depending on the bus control logic directive is

Q. The unit that is responsible for carrying out all the floating point calculations, allotted to the coprocessor by 80386, is

Q. The sizes of instruction and data pointer registers of 80387 respectively are

Q. To inform 80387 that the CPU wants to communicate with NPS1, the NPS1 line is directly connected to

Q. Which of the following is not a newly added instruction of 80386, that are not present in 80286?

Q. The BSF (bit scan forward) instruction scans the operand in the order

Q. The BSR (bit scan reverse) instruction scans the operand in the order

Q. If a ‘1’ is encountered when an operand is scanned by BSF, then

Q. If a ‘1’ is not encountered when an operand is scanned by BSR, then

Q. Which of the following is not a bit test instruction?

Q. In case of BT instruction, if the bit position in the destination operand specified by the source operand, is ‘1’, then

Q. Which of the following is not a conditional set byte instruction?

Q. The instruction that shifts the specified number of bits in the instruction, from the upper side of the source operand into the lower side of the destination operand is

Q. The instruction that shifts 8 LSB bits of ECX into the MSB positions of EAX, one by one starting from LSB of ECX is

Q. The first processor with an inbuilt floating point unit is

Q. Which of the following signal is handled by bus control and request sequencer?

Q. The unit that subjects the processor operation to boundary scan tests is