Q. The clock frequency applied at the CLK pin is internally divided by

View solution

Q. The 8 address lines, A23-A16 of 80286 are zero during

View solution

Q. The signals S1 (active low), S2 (active low) are

View solution

Q. If M/IO (active low) signal is ‘0’ then it indicates

View solution

Q. The LOCK (active low) is activated automatically by hardware using

View solution

Q. The pin that is used to insert wait states in a bus cycle is

View solution

Q. The minimum number of clock cycles required in an input pulse width of the RESET pin is

View solution

Q. To filter the output, a 0.047microfarads, 12V capacitor is connected between the pins

View solution

Q. The signal that causes the 80286 to perform the processor extension interrupt while executing the WAIT and ESC instructions are

View solution

Q. The 80286 CPU acts just like that of 8086 when operated in

View solution

Q. In real addressing mode, the 80286 addresses a physical memory of

View solution

Q. In real addressing mode, the 80286 operates at a speed

View solution

Q. In physical memory, if the segment size limit is exceeded by the instruction or data then

View solution

Q. The 80286 reserves fixed area of physical memory for

View solution

Q. In the real mode, the memory that is reserved for interrupt vector table is

View solution

Q. In the real mode, the memory that is reserved for system initialization is

View solution

Q. When 80286 is reset, it always starts its execution in

View solution

Q. The 80286 in real addressing mode performs

View solution

Q. In real address mode, while addressing the physical memory, the 80286 uses the signal

View solution

Q. The procedure of fetching the chosen program segments or data from the secondary storage into the physical memory is

View solution