adplus-dvertising
frame-decoration

Question

The LOCK (active low) is activated automatically by hardware using

a.

XCHG signal

b.

Interrupt acknowledge

c.

Descriptor table access

d.

All of the mentioned

Posted under Microprocessor

Answer: (d).All of the mentioned

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The LOCK (active low) is activated automatically by hardware using

Similar Questions

Discover Related MCQs

Q. The pin that is used to insert wait states in a bus cycle is

Q. The minimum number of clock cycles required in an input pulse width of the RESET pin is

Q. To filter the output, a 0.047microfarads, 12V capacitor is connected between the pins

Q. The signal that causes the 80286 to perform the processor extension interrupt while executing the WAIT and ESC instructions are

Q. The 80286 CPU acts just like that of 8086 when operated in

Q. In real addressing mode, the 80286 addresses a physical memory of

Q. In real addressing mode, the 80286 operates at a speed

Q. In physical memory, if the segment size limit is exceeded by the instruction or data then

Q. The 80286 reserves fixed area of physical memory for

Q. In the real mode, the memory that is reserved for interrupt vector table is

Q. In the real mode, the memory that is reserved for system initialization is

Q. When 80286 is reset, it always starts its execution in

Q. The 80286 in real addressing mode performs

Q. In real address mode, while addressing the physical memory, the 80286 uses the signal

Q. The procedure of fetching the chosen program segments or data from the secondary storage into the physical memory is

Q. The procedure of storing back the partial results on to the secondary storage is called

Q. The ability of 80286 to address the virtual memory per task is

Q. The branch instructions are handled by

Q. A descriptor contains information of

Q. The descriptors that are used for subroutines and interrupt service routines are