adplus-dvertising
frame-decoration

Question

In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is

a.

one processor

b.

two processors

c.

more than two processors

d.

none of the mentioned

Posted under Microprocessor

Answer: (a).one processor

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is

Similar Questions

Discover Related MCQs

Q. In multiport memory configuration, the processor(s) that address the multiport memory is(are)

Q. The memory space of a processor that is mapped to other processor/processors and vice-versa is known as

Q. The disadvantage of the bus window technique is

Q. Bus switches are present in

Q. Which of the following is not a type of configuration that is based on physical interconnections between the processors?

Q. The configuration, in which all the processing elements are connected to a central switching element, that may be independent processor via dedicated paths is

Q. The configuration that is not suitable for a large number of processors is

Q. The array processor architecture is an example of

Q. The interconnection topologies are implemented using _________ as a node.

Q. The feature of the multi-microprocessor architecture is

Q. The main objective in building the multi-microprocessor is

Q. An interface between the user or an application program, and the system resources are

Q. An operating system provides

Q. Distributed systems are designed to run

Q. A distributed operating system must provide a mechanism for

Q. An operating system must possess

Q. A multiprocessor operating system must take care of

Q. The unit that executes all the numeric processor instructions in 8087 is

Q. The unit that receives and decodes the instructions in 8087 is

Q. The control unit functions in