adplus-dvertising
frame-decoration

Question

The data bus buffer is controlled by

a.

control word register

b.

read/write control logic

c.

data bus

d.

none of the mentioned

Answer: (b).read/write control logic

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The data bus buffer is controlled by

Similar Questions

Discover Related MCQs

Q. The input provided by the microprocessor to the read/write control logic is

Q. The device that receives or transmits data upon the execution of input or output instructions by the microprocessor is

Q. The port that is used for the generation of handshake lines in mode 1 or mode 2 is

Q. If A1=0, A0=1 then the input read cycle is performed from

Q. The function, ‘data bus tristated’ is performed when

Q. The pin that clears the control word register of 8255 when enabled is

Q. In the I/O mode, the 8255 ports work as

Q. In BSR mode, only port C can be used to

Q. The feature of mode 0 is

Q. The strobed input/output mode is another name of

Q. If the value of the pin STB (Strobe Input) falls to low level, then

Q. The signal, SLCT in the direction of signal flow, OUT, indicates the selection of

Q. The pulse width of the signal INIT at the receiving terminal must be more than

Q. The level of the signal ERROR(active low) becomes ‘low’ when the printer is in

Q. The signals that are provided to maintain proper data flow and synchronization between the data transmitter and receiver are

Q. The feature of mode 2 of 8255 is

Q. The time taken by the ADC from the active edge of SOC(start of conversion) pulse till the active edge of EOC(end of conversion) signal is called

Q. The popular technique that is used in the integration of ADC chips is

Q. The procedure of algorithm for interfacing ADC contain

Q. Which is the ADC among the following?