Q. Timer_B includes

View solution

Q. The watchdog counts up and resets the MSP430 when it reaches the limit?

View solution

Q. Which of the following is correct about WDTCTL?

View solution

Q. WDTNMI is found in the

View solution

Q. Which of the following bits reads 0 under normal conditions but goes 1 when it wants to initiate some action?

View solution

Q. WDTISx bits control the

View solution

Q. The process of setting the WDTCNTCL bit in WDTCTL is through

View solution

Q. What is the function of this instruction “WDTCTL = WDTPW | WDTCONFIG”, where **#define WDTCONFIG (WDTCNTCL|WDTSSEL)**

View solution

Q. Is this instruction correct?
WDTCTL_bit.WDTCNTCL = 1;

View solution

Q. Setting the WDTTMSEL bit of the WDTCTL register makes the watchdog timer act as

View solution

Q. WDTIFG flag gets cleared if

View solution

Q. Which of the following is true about the BTFRFQx bits of the BTCTL register?

View solution

Q. Timer1 is responsible for

View solution

Q. For fACLK = 32 KHz, what would be the desirable range of flcd?

View solution

Q. Normally BTCNT1 only function is to provide a prescalar for the BNTCNT2?

View solution

Q. BTCNT2 provides 2 output signals?

View solution

Q. RTCSEC, RTCMIN, RTCDOW etc. are the bytes of a set of registers that are used to store

View solution

Q. The RTC module is configured in the calendar mode if

View solution

Q. THE RTC module makes use of the Basic Timer1 because

View solution

Q. IF RTCIE interrupt is generated then

View solution