Question
a.
AND and OR gates
b.
AND gates
c.
NAND and NOR gates
d.
NAND gates
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. A latch is constructed using two cross-coupled
Similar Questions
Discover Related MCQs
Q. Which of the following is the most powerful parser?
View solution
Q. A full-subtractor is a combinational circuit that performs ______subtraction.
View solution
Q. Logic High at the output is treated as gate ________.
View solution
Q. In digital electronics, the ‘ON’ state is often represented by
View solution
Q. The basic logic gates are NOT, AND and
View solution
Q. The output of the NOT gate is always the _______________________ of the input.
View solution
Q. Symbol: F = A.B, where ‘.’ implies ________________ operation.
View solution
Q. A basic OR gate is a two input, _________________ output gate.
View solution
Q. The OR gate output is 0 only when both the inputs are _________________.
View solution
Q. Symbol: F = A + B, where ‘+’ implies _____ operation.
View solution
Q. A gate related to the OR gate is the _____________ or _________________.
View solution
Q. The XOR output is 1 if the inputs are ______________________ .
View solution
Q. Symbol: F = A ⊕ B, where ‘⊕’ implies _________ operation.
View solution
Q. For multi-input AND and NAND gates, the unused input pin should not be left ____________.
View solution
Q. For multi-input XNOR gate, the output is Logic High when the total number of Logic High in the inputs signals is_______________.
View solution
Q. When one of the inputs of two-input a XOR gate is Logic High, the output will be ________ of the other input.
View solution
Q. When one of the inputs of two-input XOR gates is Logic Low, the output will be the_________as the other input.
View solution
Q. A ______________is a table, which consists of every possible combination of inputs and its corresponding outputs.
View solution
Q. In the truth table formation, inputs are taken as A1A0 for A input and __________for B input.
View solution
Q. The Boolean expression for the output F1 will be F1 = x. y. z′. This is ___________form.
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!